Direct tunneling gate currents of ultrathin gate oxide thickness metal oxide semiconductor field effect transistors ͑MOSFETs͒ are modeled in a two-step calculation procedure based on the treatment of physical microscopic data acquired during Monte Carlo device simulation. Gate currents are obtained by weighting the carrier perpendicular energy distribution at the Si/SiO 2 and N ϩ -poly-Si/SiO 2 interfaces by the electron transmission probability, which is calculated by the one-dimensional Schrödinger equation resolution with the transfer-matrix method. The procedure is applied to a 0.07 m gate length and 1.5 nm gate oxide thickness transistor, for which the gate and drain voltage influences on gate currents are studied by assuming at first a uniform gate oxide layer. It is shown that the maximum gate current is obtained for one of the two static points of complementary metal oxide semiconductor inverters: V GS ϭV DD and V DS ϭ0, which raises a severe problem of standby power consumption. The contribution of hot carriers to the tunnel current is evaluated and is found to be small in case of such ultrathin oxide n-MOSFETs: contrary to thick ͑Ͼ5 nm͒ gate oxide transistors, the maximum gate current is not linked to the carrier energy peak in the channel but is located near the source well where the electron concentration is the largest. Oxide thickness fluctuations are then considered by meshing the oxide surface area and assuming a Gaussian law for the local oxide thickness deviation to the mean value. It is shown that a correct agreement is achieved with experimental published data when the oxide film nonuniformity is included in the calculation. Gate currents mapping for different bias conditions are given and analyzed, which show that very high current densities run through the oxide layer in the vicinity of weak points. An estimate of the surface through which flows the major part of the current is made, and a link between the highly nonuniform current leakage and the soft-breakdown mechanism of the oxide layer is proposed.
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I. INTRODUCTION
With the downsizing of the metal oxide semiconductor field effect transistor ͑MOSFET͒, the gate oxide thickness has continued to decrease in order to achieve a good control of the channel charge and to provide against short channel effects. For many years this decrease has been applied without special care to the gate current because the oxide was thick enough to prevent a large flow of charges through it, under normal operating conditions ͑no active stress͒. Yet, in manufacturing, oxide thicknesses of 5 nm are now customary and research currently deals with oxide in the range of 1.5-3 nm. Below 3 nm, the potential barrier between the silicon substrate and the gate material cannot be considered anymore as impenetrable and a direct tunneling current through it becomes the main leakage mechanism. [1] [2] [3] [4] [5] [6] [7] [8] In spite of this, it has been proposed to investigate the scaling of the gate oxide thickness of MOSFETs below 3 nm. 1 Momose et al. [1] [2] [3] have proved that the conventionally perceived limitations on oxide thickness should not be considered as an absolute limitation. Indeed they have shown that good device performance can be achieved with 1.5 nm gate oxide n-MOSFETs with a supply of about 1 V at room temperature, in spite of a gate current density of some tens of A/cm 2 . They have obtained drive currents of 1200 A/m and transconductance of 1000 S/m for such devices. These results can be attributed to the short gate length scaled with such an ultrathin gate oxide: 0.1 m. Indeed, for a constant value of the oxide thickness, decreasing the gate length limits the total tunneling current and simultaneously leads to very high drive currents, thus improving the drive current over gate current ratio: typically 10 5 . The same authors have examined items linked to power consumption 2 and to oxide reliability: 3 they have studied the nonuniformity of an oxide film of 1.5 nm grown by rapid thermal annealing. All these interesting experimental results explain why a quantitative understanding of the tunneling phenomena is an important issue in design and optimization of future n-MOSFETs.
The general feature of gate tunnel current modeling is to couple the current calculation to a device simulator, whose role is to deliver all the physical microscopic data necessary to the local tunnel charge flow evaluation. Recently, this procedure has been proposed for the study of gate currents of MOS capacitors and MOSFET transistors. 4 Yet, no results about very short MOSFETs have been given in this article, where a drift-diffusion transport model is the basis of the device physical description. Moreover, it can be argued that the drift-diffusion transport model gives no description of the carrier energy distribution. The contribution of hot carriers to gate currents thus cannot be studied.
The aim of this article is to calculate gate currents of ultrashort MOSFETs with ultrathin gate oxides for different gate and drain voltages, to study their lateral distributions from source to drain and their local densities, whose evaluation is important for reliability concerns. We are particularly interested in the carrier distribution function at the semiconductor/oxide interface because we want to clarify the role of hot carriers in gate currents of ultrashort MOSFETs. For this reason a Monte Carlo ͑MC͒ device simulator has been chosen, because it allows an accurate description of the carrier energy: especially, ballistic or near-ballistic carriers are naturally taken into account. Finally, we would like to clarify the effect of the oxide film nonuniformity on gate currents.
This article is organized as follows. In Sec. II the model of gate current calculation is presented: gate currents are calculated thanks to microscopic data acquired in a first step during MC device simulation. The validity and precision of all the physical hypotheses made to evaluate the transmission probability of each carrier hitting the interface are discussed. The procedure applied to acquire the relevant physical data is presented, and the bulk-to-metal and metal-to-bulk gate current expressions used to evaluate the current leakage through the oxide are given. In Sec. III the studied n-MOSFET transistor is presented and is electrically characterized by a drain current over gate voltage characteristic for a constant drain voltage. Then, the gate voltage influence on gate current for a zero drain voltage is examined, in order to evaluate the gate current order of magnitude. The effect of the drain voltage is also studied and different hypotheses are developed to explain the obtained results. Finally, Sec. IV examines the question of the oxide film thickness nonuniformity: the model of oxide thickness variation is described in a first step, and results are given about the tunnel current spatial distribution over the gate oxide surface for different bias points.
II. MODEL OF GATE CURRENT CALCULATIONS
In this section we explain why the approach of the transmission probability is adopted and we develop the different hypotheses made to evaluate it. No analytical expression of this physical quantity is given because it has been numerically calculated by the resolution of the one-dimensional Schrödinger equation. The calculation procedure of the gate current is explained and the two expressions used for bulkto-metal and metal-to-bulk gate current evaluation are given.
A. Transmission probability
In MOSFET transistors, carriers are confined in the narrow potential well close to an inverted silicon surface. Tunneling physically corresponds to the penetration of carrier wave functions into the oxide and to their tails into the metal region. That is the reason why any calculation of the tunnel current should be theoretically made by properly solving this quantum-mechanical problem, which necessitates the selfconsistent resolution of the Poisson and Schrödinger equations. Several publications deal with this task for MOS capacitors, 6 -9 yet it is far more difficult in the case of MOSFET transistors. Moreover, calculations made for capacitors with quantum-mechanical models [6] [7] [8] have given very similar currents to the ones based on conventional models. 4 We have thus decided to adopt the approach of the transmission probability. Carriers are considered as classical particles in the semiconductor channel, but the transmission probability, which is a wave-mechanic phenomenon, describes their ability to cross the tunnel barrier when they impinge on it.
The physical ground of the transmission probability calculation is to assimilate the incident carrier to a planar wave, and to calculate the attenuation of its wave function by solving the one-dimensional Schrödinger equation in the normal direction ͑i.e., parallel to the tunnel current͒. 10, 11 Practically, the tunnel barrier profile is approximated by a piecewiseconstant potential barrier 11 and the one-dimensional Schrö-dinger equation is solved by properly matching the wave function and the probability density current each time the potential energy varies: a two-dimensional matrix can then be written and numerically calculated, from which the transmission probability can be deduced. The wave attenuation strongly depends on the carrier quantities conserved during tunneling, which have thus to be clearly specified: in particular, is the parallel wave vector conserved or not? This question is difficult because it deals with properties of the intermediate layer, i.e., SiO 2 , whose band structure is not very well known, especially for very short thickness. It has been addressed by Weinberg in a series of papers, [12] [13] [14] who has reported experiments showing that k ʈ is relaxed in case of metal/SiO 2 /Si structures. We have thus applied the conservation of the total and perpendicular carrier energies during tunneling, like in Ref. 4 . This approach makes the transmission problem truly one dimensional, and the transmission probability only depends on the normal carrier energy, as in the case of the WKB approximation.
The two crucial material parameters are the barrier height ⌽ B and the tunneling mass m ox * . On the basis of Weinberg works, [12] [13] [14] we have chosen ⌽ B ϭ3.1 eV and m ox * ϭ0.5 m 0 (m 0 being the free electron mass͒, which are the most frequently used values in literature ͑see, for example, Refs. 4, 5, 15, 16-20͒. Finally, an approach must be defined about the image force. It has been concluded in Refs. 4, 21, and 16 that the classical image potential could be used after having removed the singularities which arise at the edges of the barrier. On the contrary, it has been shown that no image potential correction is more consistent. [12] [13] [14] In fact, the question of the image potential correction is still controversial. From our point of view, there is too much uncertainty about the band structure of the oxide layer to apply the classical image potential correction to the barrier of 3.1 eV. We think that the parameters characterizing the oxide layer should be considered as a whole set of parameters. Because the values of ⌽ B ϭ3.1 eV and m ox * ϭ0.5 m 0 have been determined without the image correction, 12 we think that no image correction has to be applied to these values. Thus we have not considered the effect of image force in our calculations. Figure 1 shows the potential barrier seen by electrons for a positive gate voltage in case of a Si/SiO 2 /N ϩ -polysilicon capacitor. A silicon mass of 0.258 m 0 ͑conduction mass͒ and a polysilicon mass of m 0 have been assumed for the transmission probability evaluation. Indeed, some trials have confirmed to us the very small influence of these two parameters on the transmission probability, as noticed in Ref. 4 . We see that, all material parameters being specified, the probability only depends on the oxide thickness t ox ,on the oxide field F ox , and naturally on the perpendicular energy E Ќ of the incident carrier.
B. Physical data acquisition
A device simulator is needed to describe all the physical microscopic data necessary to gate current calculations. Rigorously, the calculation of the gate current must be implemented into the transport model, which has to take the gate leakage as an additional physical condition. A major simplification can be made if we notice that gate currents of ultrashort MOSFETs are weak enough to constitute a very small correction to the device operating conditions for any bias point. Indeed, a gate current of 1.6 A/cm 2 , which is the order of magnitude of tunneling currents for such transistors, 1,3 through a gate oxide surface of ͑0.1 m 2 ͒ only corresponds to one electron per nanosecond. This is a small enough time rate for the device to continuously counterbalance this low leakage, and physical quantities like the oxide electric field and the carrier energy distribution at the semiconductor/oxide interface can be assimilated for any bias point to those without leakage. The very small influence of the gate current on electrical characteristics is confirmed when the gate and drain voltages are put to the supply value V DD by the ratio of the gate current to the drive one: it is less than 10 Ϫ5 for sub-0.1 m n-MOSFETs with a 1.5 nm thick oxide. 1 The general feature of our calculations thus is the following: gate currents are calculated thanks to microscopic data acquired in a first step during device simulation.
We have chosen a Monte Carlo ͑MC͒ device simulator, because this kind of simulator allows a simple estimate of the carrier distribution function at the semiconductor/oxide interface. Indeed, each carrier in the semiconductor is considered as a point particle whose movement is described as a succession of free flights and instantaneous scattering events. When it impinges on the semiconductor/oxide interface, it undergoes a reflection. The number and the physical characteristics of all hitting carriers can thus be simply registered during device simulation: this procedure gives the carrier perpendicular energy distribution at the Si/SiO 2 interface, i.e., the number of hitting electrons over perpendicular energy during a MC simulation time ⌬T. The oxide electric field is also acquired. All these quantities are necessary to the hitting carrier flow acquisition and to the transmission probability calculation ͑see Fig. 1͒ . In this work, the conduction band structure used to model the electron transport in bulk silicon is based on the classical band structure that consists of six ellipsoidal nonparabolic ⌬ valleys located along the ͓100͔ directions at 85% of the Brillouin zone edge. The longitudinal relative mass, the transverse relative mass, and the nonparabolicity coefficient are assumed to be m 1 ϭ0.916 m 0 , m t ϭ0.19 m 0 , and ␣ϭ0.5, respectively. The scattering mechanisms included in the model are acoustic intravalley phonon scattering, three f and three g intervalley phonon scatterings, and impurity scattering. More details about the main aspects of the simulator and the scattering parameters used to model the transport in Si have been described in a previous paper. 22 Practically, the channel length is divided into n L Si/SiO 2 interface areas and the energy range is also numerically sampled with an energy step ⌬E Ќ . The oxide electric field and the number N ⌬T,i L (E Ќ j ) of carriers hitting the Si/SiO 2 interface during ⌬T with a perpendicular energy ͑i.e., the kinetic energy in the direction of the tunneling current͒ between E Ќ j and E Ќ j ϩ⌬E Ќ are acquired for each interface area i L . The flow of hitting carriers at the i L th interface area and having a perpendicular energy between E Ќ j and
where S i L is the surface of the i L th area. Notice that
is independent of ⌬T. Then, the bulk to metal gate current of each area is calculated by weighting the flow of carriers by the transmission probability P, according to the following expression where q is the unitary charge value:
The metal to gate current is expressed in the same way, except that an analytic carrier energy distribution is assumed in the metal: the Fermi one. The summation over perpendicular energy is then continuous:
III. RESULTS FOR A CONSTANT OXIDE THICKNESS
In this section, the ultrathin gate oxide transistor chosen is described and is electrically characterized by a drain current over gate voltage characteristics for a supply drain voltage of 1 V. Then, the influence of both gate and drain voltages on gate currents are described. Gate currents are calculated for an n-MOSFET transistor of 0.07 m effective channel length ͑the SiO 2 layer overlaps the source and drain wells of 2 nm each side͒, 1.5 nm gate oxide thickness, and 30 nm junction depth ͑see Fig. 2͒ . Uniform doping profiles are assumed for simplicity, either in source and drain wells (5ϫ10 19 cm Ϫ3 , N type͒, as in bulk (10 18 cm
Ϫ3
, P type͒. These values have been suggested by recent experimental works. 1, 3 These high doping concentrations are typical of ultrashort MOSFETs, for which short channel effects have to be controlled. Figure 3 shows the drain current over gate voltage characteristics for a drain voltage of 1 V. About 80 000 particles were initially implanted in the device simulated in this work. A particle multiplication technique 18 has been used to statistically enhance the number of rare events in the MOSFET channel at low gate voltage. Indeed, this technique is necessary to obtain a clear subthreshold characteristic by the MC method. We see in Fig. 3 that a drive current of about 1050 A/m is achieved for the high supply voltage V DD of 1 V, which is near experimental values published for such a tunnel gate oxide transistor. 1 We now begin the gate current study by the gate voltage influence on tunneling for a constant drain voltage: V DS ϭ0 is chosen in order to evaluate only the gate voltage effect. Figure 4 shows the gate current absolute value over gate voltage characteristics for a zero drain voltage. The increase of gate current when the gate voltage is raised from zero to V DD can be explained as follows: because of the zero drain bias, the bulk electron population has a rather cold perpendicular energy distribution at the Si/SiO 2 interface for any gate voltage, but the higher and higher number of hitting carriers ͑deeper and deeper inversion͒ and the transmission probability rising with the oxide field growing are responsible for the bulk to metal gate current increase. The gate current variation when negative gate voltages are applied can be explained by the oxide field influence on the transmission probability, which is now favorable to injection from the metal electrode. Nevertheless, we notice a sharp difference between the evolution of gate currents obtained for negative and positive gate voltages. Indeed, when a gate voltage greater than approximately 0.1 V is applied to the gate electrode ͑small inversion͒, the potential under the oxide is almost constant all along the channel and equal to zero because of the zero drain bias. The voltage drop between the N ϩ poly-Si electrode and the channel is thus approximately equal to the gate voltage all along the channel, which greatly favors the bulk to metal charge injection. On the contrary, when a negative gate voltage is applied, no inversion layer is formed under the oxide ͑space charge area͒. The bulk potential at the Si/SiO 2 interface even becomes negative in a large part of the channel, i.e., of the same polarity than the gate electrode, which lowers the oxide potential drop and thus the tunnel injection from metal. This explains the relatively low gate currents observed for negative gate voltages.
It can be concluded from the Fig. 4 analysis that gate currents of about some A/cm 2 ͑a few nA/m for a 0.07 m gate length transistor͒ can be expected for a gate voltage of less than 1 V and for a gate oxide layer of 1.5 nm. These results appear to be about one order of magnitude smaller than values published in literature for comparable devices, 1,3,7 but they will be updated in Sec. IV where technological fluctuations of the oxide layer thickness are taken into account.
Our purpose is now to understand the drain voltage influence on the gate current. Two rather different situations occur: the first corresponds to the n-MOSFET ''off-state,'' i.e., to a zero gate voltage, whereas the second one corresponds to the n-MOSFET ''on-state,'' i.e., to V GS ϭV DD . In the first case, the gate current is mainly from metal to bulk. As the electron population is in thermal equilibrium in the metal electrode, no carrier flow dependence at the metal/ oxide interface with the drain voltage exists, and the tunneling current is thus simply modulated through the transmission probability dependence. When a positive drain voltage is applied, the oxide electric field is weak except near the channel end where the silicon potential reaches the drain contact voltage. The metal to bulk tunneling injection is thus only locally favored. That is the reason why a quite small gate current is obtained in this case: 1.15ϫ10 Ϫ2 A/cm 2 (8 ϫ10 Ϫ3 nA/m͒ for the studied transistor at V GS ϭ0 and
The drain voltage influence on the gate current is more complex in the second case (V GS ϭV DD ). Indeed, the drain bias simultaneously modulates the electron energy distribution at the Si/SiO 2 interface and the potential barrier felt by electrons all along the channel. More precisely, the carrier population is heated by the longitudinal electric field due to the positive drain voltage, and this is favorable to a gate current increase. In the same time, the number of hitting carriers decrease from source to drain ͑decreasing electron concentration͒, and the potential barrier is less and less favorable to bulk to metal tunneling, as is illustrated in Fig. 5 for V GS ϭV DS ϭV DD . Figure 6 , which shows the transmission probability in three channel points of the previously described n-MOSFET, gives a quantitative evaluation of this barrier sharpness increase from source to drain. These last two effects tend on the contrary to lower the silicon to polysilicon gate current. The problem is knowing what is the preponderant tendency between the two.
For thick gate oxide layer transistors ͑more than 5 nm͒, the probability of carrier injection is extremely small in any point of the channel ͑even near source͒, except for very hot carriers. In this case, only carriers having an energy of at least 2 eV significantly contribute to the gate current, either by trap-assisted 19, 20 or nonassisted tunneling phenomena ͑Fowler-Nordheim tunneling and thermionic emission [23] [24] [25] [26] [27] ͒.
That is the reason why in this case, high energy tails are so important to gate current calculations. Electron injection is then closely related to the mean electron energy maximum in the channel, i.e., near drain. [24] [25] [26] The case of ultrathin gate oxide layer transistors ͑less than 3 nm͒ at small supply voltages, for which the direct tunneling current is the preponderant cause of gate leakage, is now studied on the basis of the previously described transistor. Figure 7 presents the gate current versus drain voltage characteristic for V GS ϭV DD ϭ1 V ͑solid line͒, and clearly indicates a gate current decrease when the drain voltage is raised. This means that the hitting carrier flow lowering and the potential barrier effect along the channel are stronger than the carrier heating phenomena. Indeed, contrary to the case of thick oxide layers, electrons do not need to be very hot to be injected from Si into SiO 2 through an ultrathin layer ͑Ͻ3 nm͒. That is the reason why they can be injected near source where the electron concentration is the largest, whereas in the same time the barrier effect disadvantages the charge injection near the drain: see Fig. 6 . Moreover, the small supply voltage does not allow hot carriers to acquire high perpendicular energies, as shown in Fig. 8 , which presents the carrier perpendicular energy distribution at the Si/SiO 2 interface for V GS ϭV DS ϭV DD ϭ1 V and for the same positions into the channel than those of Fig. 6 : the nearer the drain the farther is the population from equilibrium. Very near drain, a partition in two electron groups is particularly clear: those accelerated from source and responsible for the curve tail around 0.2 eV, and those essentially diffused from drain in the channel. Yet, the carrier heating along the channel is clearly too small to counterbalance the transmission probability decrease given in Fig. 6 . The consequence of the above arguments is that, contrary to what is true for thick gate oxide transistors, tunnel bulk-to-metal injection is stronger near source than near drain for the bias point of maximum drive current. Figure 9 , which shows the bulk-to-gate current density along the channel for V GS ϭV DS ϭV DD ϭ1 V clearly illustrates this fact. The small increases of the gate current at the channel beginning and channel end are due to carrier diffusion from the source and drain wells.
However, this conclusion is valid provided that the physical data acquired during MC device simulation and used in gate current calculations are precise enough to give good estimates of the gate leakage. The oxide electric field is obviously not questionable, but it is not the same for the electron flow at the Si/SiO 2 interface. Indeed, a statistically meaningful result cannot be achieved in a MC simulation unless a very large number of sample electrons is simulated. A gate current of 1.6 A/cm 2 through a gate oxide surface of ͑0.1 m͒ 2 , for example, only corresponds to one electron per nanosecond, whereas the drive current corresponds to about 10 5 electrons in the same time. It means that such a gate current may be due to only one electron out of 10 5 per ns, which had ''enough'' perpendicular energy, having suffered only some scattering mechanisms, to be easily injected into SiO 2 : this is the so-called ''lucky electron.'' That is the reason why a MC simulation of less than some tens of picoseconds has a high probability of not describing such scarce events. We are thus not sure that the decrease of gate current observed when V DS is raised for a constant and positive gate bias is not due to a poor description of high energy tails. Fortunately, the procedure described in Sec. II gives a very simple means to clarify this doubt: in order to estimate the contribution of hot carriers on the bulk to gate current of the previously described n-MOSFET, we arbitrarily add 20% of hot electrons (E Ќ ϭ1 eV͒ to the last interface area ͑near drain͒ electron flow acquired during the MC simulation for V GS ϭV DS ϭV DD ϭ1 V. Such a perpendicular energy may be that of the ballistic electrons which suffer an elastic mechanism just at the channel end, scattering their wave vector perpendicularly to the Si/SiO 2 interface. This scenario well corresponds to rare events. We then obtain a gate current of 1.58 A/cm 2 ͑1.1 nA/m͒ instead of the 1.44 A/cm 2 ͑1 nA/ m͒ previously obtained for the same bias point ͑see Fig. 7͒ . This rather small change can be attributed to the electron concentration decrease along the channel and to the barrier potential shape effect. This confirms that the carrier interface energy distributions acquired thanks to MC device simulation contain a meaningful statistical information, and this validates the gate current calculations and results presented above. Finally, it can be concluded from Sec. III that the maximum of gate current is unfortunately obtained for the (V GS ϭV DD , V DS ϭ0) static point of complementary metal oxide semiconductor ͑CMOS͒ inverters. The gate current order of magnitude obtained for this bias point ͑at least some A/cm 2 ͒ raises a severe problem of standby power consumption for CMOS circuits based on ultrathin gate oxide MOSFET transistors.
IV. RESULTS WITH A NONUNIFORM GATE OXIDE
In all previous gate current calculations, a constant gate oxide thickness has been assumed. In spite of a very good process control, this assumption may be too optimistic. Because of the strong dependence of the transmission probability on the oxide thickness, the SiO 2 film nonuniformity may have a big influence on the total gate current, and probably a drastic impact on the local current density. This problem has been experimentally tackled in a recent paper, 3 which has confirmed good reliability characteristics of 1.5 nm direct tunneling gate oxides. The aim of this section is to clarify the influence of the oxide-film nonuniformity on gate currents.
The calculation procedure described in Sec. II can be simply improved by adding a description of the transistor width W: W is assumed to be divided into n W zones. The gate oxide surface is now meshed into n L ϫn W surface areas ͑see Fig. 2͒ . The oxide thickness of each area is randomly chosen according to a Gaussian law of standard deviation , with a maximum deviation authorized ⌬t ox to the mean value t ox 0 . All other physical data ͑oxide field, carrier flow͒ are assumed to be the same for all areas having the same channel length index i L . By summing over all areas, gate currents and surface distributions are then calculated with Eqs. ͑1͒ and ͑2͒. Actually, no new physical information is added, except the oxide-film nonuniformity.
We now apply this to the direct tunneling MOSFET of Sec. III, which is assumed to have a width of 200 nm ͑see Fig. 2͒ . The mean oxide thickness is t ox 0 ϭ1.5 nm, the standard deviation and the maximum deviation assumed are, respectively, ϭ0.18 nm and ⌬t ox ϭ0.4 nm ͑on the basis of Ref. 3͒. Gate currents tend to limit values when the number n W of areas in the transistor width is increased up to 100. The gate current over drain voltage characteristic for V GS ϭV DD ϭ1 V when oxide layer thickness fluctuations are taken into account is shown in Fig. 7 and for devices comparable to the one studied in this article are reported in Refs. [1] [2] [3] . No fit of the oxide mass, which is then thickness dependent, is needed to. From our point of view, the oxide film nonuniformity description is more important than the controversy image potential correction. Figures 10͑a͒, 10͑b͒ , and 10͑c͒ show the gate current surface distributions for the three following bias points: V GS ϭV DD ϭ1 V and V DS ϭ0, V GS ϭV DS ϭV DD ϭ1 V, V GS ϭ0, and V DS ϭV DD ϭ1 V ͑gate current of 5.6ϫ10 Ϫ2 A/cm 2 , i.e., 3.9ϫ10 Ϫ2 nA/m͒. We see that very high current densities may flow through particular points of the oxide layer where the local gate oxide thickness is small ͑about 1.1 nm͒: 640 A/cm 2 for V GS ϭV DD ϭ1 V and V DS ϭ0 ͓Fig. 10͑a͔͒. We believe that the soft breakdown mechanism of ultrathin oxides described by many authors ͑see, for example, Refs. 28, 29, and 30͒ is linked to these oxide weak points. Moreover, Figs. 10͑b͒ and 10͑c͒ , respectively, show that charge injection occurs near source for V GS ϭV DS ϭV DD ϭ1 V, and near drain for V GS ϭ0 and V DS ϭV DD ϭ1 V.
The gate current calculation method also allows a simple estimate of the oxide surface through which flows the major part of the gate current. To do this, the following treatment is applied: gate surface areas are arranged in decreasing gate current densities. Then, the gate current which flows through the first ''i'' areas and the corresponding gate surface are estimated. By normalizing these quantities with, respectively, the total gate current and the total gate surface and repeating it from iϭ1 to n L ϫn W , we obtain an information about the gate current surface distribution. Figure 11 presents the results obtained for V GS ϭV DD ϭ1 V and V DS ϭ0 with a constant oxide thickness ͑solid line͒ and with a nonuniform oxide layer ͑dashed line͒. We see in the latter case that about 80% of the current flows through about 10% of the surface. This fact may explain nonreproducible current versus voltage characteristics of very small area capacitors.
V. CONCLUSION
In this article a gate current calculation procedure using Monte Carlo device simulation has been applied to a 0.07 m gate length n-MOSFET with a direct tunneling 1.5 nm gate oxide. In a first step gate currents have been calculated assuming a uniform gate oxide thickness layer for different gate and drain voltages. A sharp dissymmetry between gate currents for negative and positive gate voltages and for a zero drain voltage has been explained by a tunneling potential barrier effect more favorable to injection from bulk for positive gate bias. It has been shown that the drain voltage influence on gate currents of ultrathin gate oxide n-MOSFETs for V GS ϭV DD differs from the one for thick gate oxide transistors: the maximum of gate current is no more linked to the carrier energy peak in the channel but is near the source where the electron concentration is the largest. Nevertheless, the main conclusion is that the maximum of gate current corresponds to one of the two static points of CMOS inverters (V GS ϭV DD , V DS ϭ0), which raises a severe problem of standby power consumption. A simple modeling of the oxide film nonuniformity has then given a correct agreement with published experimental gate currents, without fitting the oxide mass or including the classical image potential correction. Moreover, the model shows that the oxide layer locally undergoes very high current densities in FIG. 10 . Surface distribution of gate current density: 10 ͑a͒: for V GS ϭ1 V and V DS ϭ0: no preferential injection area, 10 ͑b͒: for V GS ϭV DS ϭ1 V: injection near source, 10 ͑c͒: for V GS ϭ0 and V DS ϭ1 V: injection near drain. FIG. 11 . Surface distribution of gate current density for V GS ϭV DD ϭ1 V and V DS ϭ0 with a uniform ͑solid line͒ and with a nonuniform ͑dashed line͒ gate oxide thickness.
the vicinity of weak points where the oxide thickness is small. Even if microscopic degradation phenomena are up to now not very well known, it is obvious that such weak points are linked to the soft breakdown mechanism of the ultrathin oxide layer.
